

FACULTY PROFILE

Name of the faculty **V.SREELAKSHMI**

Department: Electronics and Communication Engineering

College: Gudlavalleru Engineering College

Phone No: 08674 – 273737, 273888 (O)

Mobile: +91-9440083376

E-Mail: sreelakshmi.vadlamudi@gmail.com



Address for Communication

Flat No. 402, First Residence Apartments,

Opp. Dr. Padmanabham Homeo Hospital, Rajendra nagar, Gudivada – 521 301

Academic Qualifications

S. No.	Name of the Degree	University	Percentage of Marks/ Grade	Specialization	Year of Pass
1.	M.Tech.	JNTU, Hyderabad	76%	VLSI System Design	2011
2.	B.Tech.	JNTU, Hyderabad	69%	Electronics and Communication Engineering	2004
3.	Diploma	Board of Technical Education, A.P	72%	Electronics and Communication Engineering	2000
4.	S.S.C	BSE, A.P	80%	-	1997

Professional Experience

S. No.	Designation	Institution Name	Working Period	
			From	To
1.	Assistant Professor	Gudlavalleru Engineering College, Gudlavalleru	June 2015	Till Date
2.	Sr.Asst.Professor	CVR College of Engineering, Hyderabad	July 2012	May 2015
3.	Assistant Professor	CVR College of Engineering, Hyderabad	April 2007	June 2012

4.	Assistant Professor	Ellenki college of Engineering & Technology,Hyderabad	July 2005	Mar 2007
----	---------------------	---	-----------	----------

Professional Body Membership

S. No.	Name of the Professional body	Membership Number
1.	Institution of Engineers	M-153079-2

Papers Published in Journals No. : 3

- Mrs.V.Sreelakshmi, V. Supriya, P.Sushmitha, T.Venkat Lakshmi, K.H. Sai Kumar published a paper on “Trackbot Assistance for Industries” in IJRECE Vol. 7 Issue 1 (January- March 2019) ISSN: 2393-9028 (Print) | ISSN: 2348-2281 (Online)
- Priyadarshini.V, V.Sreelakshmi, S.Bhavani published a paper in IJRECE Vol. 6. Issue 4 October-December, 2018 on “ Design and Analysis of Approximate Multipliers”
- B. Anil Babu, V. Sree Lakshmi published a paper in IJECT Vol. 7, Issue 3, July - Sept 2016 on “VLSI Architecture of Shared Multiplier Scheduling Scheme for Reconfigurable FFT/IFFT Processor”.

NPTEL Online Certification:

- Successfully Completed “ Digital Circuits” with consolidated Score of 87% (top 1%).
- Successfully Completed “ Embedded system design with ARM” with consolidated Score of 92% (top 5%).
- Successfully Completed “ Hardware modeling using Verilog” with consolidated Score of 85%.
- Successfully Completed “ Microprocessors and Microcontrollers” with consolidated Score of 94% (top 1%).

Workshops Organized No. : 3

1. One week workshop on in “Refresher course on Embedded systems design” conducted in CVR college of engineering from 26th November to 1st December 2007.
2. Three days workshop on “Standard Cell Based ASIC design Flow” using cadence tools conducted on 20th june 2012 in CVR College of Engineering.

3. Two days workshop on “Xilinx FPGA Design Flow” conducted in Technical fest ciencia 2012 in CVR College of Engineering.

Workshops /Conferences /Seminars/FDP’s Attended No. : 19

- Attended one week FDP on “ Data Acquisition and RT using LabVIEW” in Gudlavalleru Engineering College during 25th Nov-30th Nov 2019.
- Attended Three days workshop on “Advanced Development Tools based on IOT” in Gudlavalleru Engineering College during 11th Nov-13th Nov 2019.
- Attended one week FDP on” Trends in Reconfigurable (FPGA) SoC Design” organized by E&ICT Academy, NIT, Warangal at NITW from 25th -30th November 2018.
- Attended One Week FDP on “ Communications and Signal processing” in Gudlavalleru Engineering College during 29th Oct-3rd Nov 2018.
- Attended One Week FDP on “ CMOS Integrated Circuits for Instrumentation and IOT Applications” organized by E&ICT Academy, NIT, Warangal at VR Siddartha Engineering College from 22nd-28th Jan 2018.
- Attended One Week FDP on “ Signal and Image Processing” in Gudlavalleru Engineering College during 13th-18th Nov 2017.
- Attended Two day FDP on “ Advances in VLSI Design and Embedded Systems” in Gudlavalleru Engineering College during 6th-7th Nov 2017.
- Participated in Two week ISTE-STTP on “ CMOS,Mixed Signal and Radio frequency VLSI Design” conducted by IIT, Kharagpur from 30th Jan 2017 to 4th Feb 2017.
- Attended Five day Faculty Development Programme “ Custom IC Design and ASIC Implementation Using Cadence EDA Tools” during 28th Nov-2nd Dec at VR siddartha Engineering College
- One week Faculty Development Programme on “Hands on Experience in Signal Processing Applications” held during 7th-12th November,2016 at Gudlavalleru Engineering College.
- Attended Three day workshop in Andhra Loyala Institute of Engineering and Technology on “ VLSI design Techniques using XILINX and Mentor Graphics EDA Tools” conducted on 23rd to 25th June 2016.

- Participated in the 50 hour FDP- communication Skills held at English Language Teaching Centre, Gudlavalleru Engineering College from December 2015 to April 2016 and successfully completed with grade B.
- Attended One Week Faculty Development Program in Gudlavalleru Engineering College on “Development of Wireless Sensor Networks using Network simulator (NS2)-Hands on experience” conducted on 1st to 5th Dec 2015.
- Attended One Week Refresher Course in Gudlavalleru Engineering College on “Microprocessors and Micro Controllers” conducted on 17th to 21st Nov 2015.
- Attended Three days Workshop in CVR college of Engineering on “ Cadence tools Installation “ in November 2014.
- Attended one day Workshop in JNTUH on “ Recent trends in Embedded Systems in October 2013.
- Attended Three days Workshop in CVR college of Engineering on “ Standard cell based ASIC Design Flow” using Cadence in July 2012.
- Attended Workshop in Dr. B.V Raju institute of technology on “ FPGA based digital and embedded systems design” as a part of the indo-US engineering faculty leadership institute from 8th to 9th July 2010.

Certifications/Training Programs Attended No. : 2

- Attended Two day training Programme on “ Mentor Graphics Tools” organized by department of ECE, Gudlavalleru Engineering College during 31st August and 1st September 2017.
- Attended Two day training program on " Simulation of Linear & Digital Integrated Circuits and Microcontroller based Applications" using NI Multisim organized by Department of Electronics and Communication Engineering, Gudlavalleru Engineering College, Gudlavalleru on 4-6 November 2016.

Webinars Attended No. : 12

- Attended a AICTE Sponsored STTP conducted by Gudlavalleru Engineering College on “Blockchain Architecture Design and Use Cases” held during 10th to 15th August 2020.

- Attended a webinar conducted by Gudlavalleru Engineering College on “Intellectual Property Rights & Patents - A View” held during 10th to 12th August 2020.
- Attended a Refresher Course conducted by Gudlavalleru Engineering College on “Embedded System Design” held during 27th July to 1st August 2020.
- Attended a webinar conducted by CoreEL Technologies and Mentor on “ Physical design in VLSI and Challenges” on 12th June 2020.
- Attended a webinar conducted by Gudlavalleru Engineering College on “Impact of Covid in Engineering Education & Way forward ” on 9th June 2020.
- Attended a one week International online Knowledge development program conducted by Gudlavalleru Engineering College on “ Challenges and Advancements in the design of IOT , Embedded and VLSI systems: A Researchers View” held during 8th to 13th June 2020.
- Attended a live online Short term course conducted by Tirumala Engineering College on “Artificial intelligence Machine Learning and its Applications held during 29th May to 2nd June 2020.
- Attended a webinar conducted by Gudlavalleru Engineering College on “Radio Frequency Measurements for Cellular and Wireless Communication Systems” on 25th May 2020.
- Attended a webinar conducted by CoreEL Technologies and Xilinx on “ Custom IP Design and Validation Using Vivado” on 22nd May 2020.
- Attended a FDP through webinar conducted by Miracle Educational Society Group of Institutions on “VLSI Digital Circuits and Testing Techniques” held during 21st to 23rd May 2020.
- Attended a national level FDP through webinar conducted by Andhra Loyala Institute of Engineering & Technology on “Modern Research Trends in communication, signal processing and VLSI/MEMS” held during 19th to 23rd May 2020.
- Attended a online certification program conducted by Apply volt on “Industrial IOT” held during 19th to 23rd May 2020.

Guest Lectures Delivered No. : 3

- One of the resource person in “Embedded System Design” Refresher Course organized by Department of ECE, Gudlavalleru Engineering College during 27th July -1st August 2020.

- One of the resource person in “Standard Cell Based ASIC Design Flow using cadence tools” workshop organized by Department of ECE, CVR College of Engineering during 20th -22nd June 2012.
- One of the resource person in “Embedded system Design” Refresher Course organized by Department of EIE, CVR College of Engineering during 26th -1st Dec 2007.

Subjects Handled

Under Graduation

- Computer organization and Microprocessors
- Computer Organization & Architecture
- Microprocessor and Microcontrollers
- Microcontrollers and Applications
- Embedded and Real Time systems
- Advanced Microcontrollers
- Linear IC Applications
- VLSI Design
- Digital Design through Verilog
- Satellite communications
- Digital Circuit Design
- Automotive Electronics

Post Graduation

- Design of fault tolerant systems
- CPLD and FPGA architectures and applications
- Micro controllers for embedded Systems
- System On chip Architecture
- Advanced Microcontrollers
- Hardware Software Co Design

Laboratories Handled

Under Graduation

- E-CAD Lab
- Microprocessors and Microcontrollers Lab
- VLSI and Embedded systems design lab
- Linear IC Applications Lab
- Digital Circuit Design Lab

Post Graduation

- Embedded systems Lab
- HDL Lab

Other Responsibilities

College Level (in GEC)

- One of the coordinator in cultural committee in GECFEST 2018 and 2019

Department Level (in GEC)

- e-look (News letter)Coordinator.
- Project section wise coordinator for 2015-16, 16-17, 17-18, 18-19,19-20 Academic years.
- Class In charge for various semesters.

Projects Guided

Under Graduation

S. No.	Name of the project	Year
1.	Smart ATM Security System	2020
2.	Trackbot Assistance for Industries	2019
3.	Design of Shift Register using Pulsed Latches	2018
4.	Design of 4-Bit Parallel Adder using Low power 8-Transistor 1-Bit Full Adder	2017
5.	FPGA Implementation of Area efficient SQRT CS Adder	2016
6.	FPGA implementation of reduced Area multi-bit flip-flop	2015
7.	VLSI implementation of flagged binary adder with constant addition	2015
8.	FPGA implementation of Vedic Multiplier	2015
9.	Design and implementation of extended Golay encoder and decoder using verilog	2014
10.	FPGA implementation of Radix-8 booth encoded modulo $2n-1$ multipliers for residue number system	2014

11.	FPGA implementation of Residue to Binary Converter	2012
-----	--	------

Post Graduation

S. No.	Name of the project	Year
1.	VLSI Architecture of Shared Multiplier Scheduling Scheme for Reconfigurable FFT/IFFT Processor	2016
2.	ARM based Vehicle Security Pollution Indicating and Controlling.	2014
3.	FPGA implementation of RSA Processor	2013
4.	VLSI Implementation of weighted modulo $2n + 1$ adder	2012

Books Published No. : 2

1. Co-author for chapter 3.3 titled “Microprocessors and Interfacing Laboratory” of Electronics and Communication Engineering laboratory Manual series 2 with ISBN – 978-1-4276-5564-6 in the year 2016
2. Co-author for chapter 3.1 titled “Digital System Design and DICA Laboratory” of Electronics and Communication Engineering laboratory Manual series 2 with ISBN – 978-1-4276-5563-9 in the year 2016

R&D and Consultancy

S. No	Project Title	Source of Funding	Duration	Role	Status
1.	Water quality monitoring system using FPGA	Gudlavalleru Engineering College	1 year	Co-investigator	On-going